ABSTRACT: We present the plans, design, and performance results to date for the new front-end electronics being developed for the Phase 2 Upgrade of the ATLAS Tile Calorimeter. The front-end electronics will be replaced to address the increased luminosity at the HL-LHC around 2025, as well as to upgrade to faster, more modern components with higher radiation tolerance. The new electronics will operate dead-timelessly, pushing full data sets from each beam crossing to the data acquisition system that resides off-detector. The new on-detector electronics contains five main parts: the front-end boards that connect directly to the photomultiplier tubes; the Main Boards that digitize the data; the Daughter Boards that collect the data streams and contain the high speed optical communication links for writing data to the data acquisition system; a programmable high voltage control system; and a new low voltage power supply. There are different options for implementing these subcomponents, which will be described. The new system contains new features, including power system redundancy, data collection redundancy, and data transmission redundancy with 2 QSFP optical transceivers, and Kintex-7 FPGAs with firmware enhanced scheme for single event upset mitigation. To date, we have built a Demonstrator -a fully functional prototype of the new system. Performance results and plans are presented. same projective tower in order to provide a fast signal for the level-1 (L1) trigger.
Current Tile calorimeter
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The Tile Calorimeter (TileCal) [1] modules. TileCal is made of alternating layers of iron plates and scintillating tiles [3] . The tiles 24 are read-out by wave-length shifting (WLS) fibers on both sides of each module. The WLS fibers 25 deliver the light to photomultipliers (PMTs) that are located inside mechanical supports (called 26 drawers) at the outer radius of the iron structure, drawers that also house the front-end electronics.
27
The drawers are configured in pairs as super-drawers. The number of cells is ∼5000 and each cell 
Requirements and motivation for Upgrade
35
The upgraded high luminosity LHC (HL-LHC) by ∼2025 aims to deliver a luminosity increase by 36 a factor of the order of 5 to 10 relative to the LHC design value [4] . The HL-LHC environment 37 presents several challenges for TileCal. The current electronics is ageing and will be submitted to 38 higher radiation levels, so new electronics are needed to guarantee reliability and reduce mainte-39 nance costs. Additionally, the increased luminosity will result in higher backgrounds caused by an 40 increased number of minimum bias collisions per bunch crossing, making it difficult for the ex-41 isting trigger system to reduce the readout rate to manageable levels while keeping the interesting 42 physics events. The digitization of all data is envisaged for an improved trigger with better energy 43 resolution. The PMT signals are digitized and buffered in the drawer electronics and later sent off-detector via 49 optical fibres to a ReadOut Driver (ROD) when a trigger is received.
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The signal flow for the Phase 2 system is shown in Fig. 1 
Upgrade electronics
58
The front-end cards process the PMT signals and include drivers for charge injection and Cesium 59 source slow integration calibrations. Three front end alternative strategies are being studied with 60 two of them based on custom ASICs (QIE and FATALIC) and one based on discrete components 61 (3-in-1).
62
The new 3-in-1 and Mainboard (MB) [7] improve the current design using new discrete com- A diagram of the upgraded analog front-end readout electronics is shown in Fig. 2 showing   72 the fast and the slow signal processing chains in which the PMT analog signal is processed in real 73 time. A picture of a MB prototype is shown in Fig. 3-top. 
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The slow signal integrator monitors the minimum bias current of the PMTs during the colli- QSFP optical module is used to drive the fibres at 9.6 Gbps upload and 4.8 Gbps download speeds. upgrade this analog trigger will be removed. An equipped mini-drawer is seen in Fig. 6 . A TilePPr 
